

# Slow is Fast: Rethinking In-Memory Graph Analysis with Persistent Memory

*Hanyeoreum Bae*<sup>1</sup>, Miryeong Kwon<sup>1</sup>, Donghyun Gouk<sup>1</sup>, Sanghyun Han<sup>1</sup>,  
Sungjoon Koh<sup>1</sup>, Changrim Lee<sup>1</sup>, Dongchul Park<sup>2</sup>, and Myoungsoo Jung<sup>1</sup>

KAIST<sup>1</sup>, Sookmyung Women's University<sup>2</sup>

Computer Architecture and Memory systems Laboratory

**KAIST EE**




**CAMELab**






# How Much RAM Do We Need?


---




100GB graph



64GB  
DRAM




128GB  
DRAM



256GB  
DRAM

*“None of them is sufficient”*

# Data Amplification




Observation #1: Runtime data > raw graph data

# Out of Memory and Memory Expansion Overhead

“Out of memory”

## Serious swap overhead



- Need to increase the size of system memory

# Available Solution: Non-Volatile Memory (NVM)

---




App-Direct mode

Memory mode


*Intel Optane  
Persistent Memory Module (PMEM)*

➤ 8x denser than conventional DRAMs


# App-Direct Mode



# App-Direct Mode





➤ **3.70x slower than DRAM**





# Memory Mode

Memory mode

User application 



Persistence control  
(e.g., checkpointing)



➤ **Becomes  
2.06x slower**




# What Is the Best Solution?

1. Maximize the **performance** of in-memory graph systems

2. Minimize the overhead imposed by **data persistence control**



Back to the basics:  
"Employ a slow **storage stack on PMEM**"




Naturally reaps the benefits of DRAM caching

Guarantees


- Atomicity
- Consistency
- Isolation
- Durability

# Modification of an In-Memory Graph Framework

- Modified Ligra (in-memory graph framework) to make it utilize the merits of storage stack



# What Is the Best Solution?



- D-SW: DRAM + NVMe SSD (swap)
- P-MM: PMEM in the memory mode
- P-APP: PMEM in the app-direct mode + DAX
- **P-BLK: PMEM in the app-direct mode + storage stack**

Observation #2: Storage stack could be the best solution

# Conclusion

- Comprehensive and extensive evaluation with real PMEM devices to reveal the characteristics and challenges of in-memory graph processing
- Modified Ligra to utilize the benefits of the storage stack
  - **4.41x** better performance than the Ligra running on a virtual memory expansion
  - **3.01x** better performance than the Ligra running on a conventional persistent memory

Only two observations  
in the presentation

Ten observations  
in the full paper

## Empirical Guide to Use of Persistent Memory for Large-Scale In-Memory Graph Analysis

Hanwoon Raou<sup>1</sup>, Miryong Kwon<sup>1</sup>, Donghyun Gook<sup>1</sup>, Sanghyun Han<sup>1</sup>,  
Sangwon Koh<sup>2</sup>, Changyeon Lee<sup>2</sup>, Dongchal Park<sup>2</sup>, and Myoungyeon Jung<sup>2</sup>

<sup>1</sup>KAIST, <sup>2</sup>SK Hynix

<sup>3</sup>Hyundai Heavy Industries, <sup>4</sup>Hyundai Shipbuilding & Engineering

**Abstract.** We investigate runtime environment characteristics and explore the challenges of conventional in-memory graph processing. The conventional methods include frequent flush and observations, which are opposite to the existing operations of graph applications where backlogs store raw graph data and use the same as the in-memory graph data, processing a billion-scale graph exhibits all various processes and makes the target system unavailable due to out-of-memory at runtime. To address a lack of memory space problem for big-scale graph analysis, we propose PMEM as a representative in-memory graph system. Ligra, and perform an in-depth analysis measuring the performance behaviors of different PMEM applications in memory graph systems. Based on our observations, we modify Ligra to improve the graph processing performance with a wide level of data persistence. Our evaluation results reveal that Ligra with our simple modifications, exhibits 4.41x and 3.01x better performance than the original Ligra running on a virtual memory expansion and conventional persistent memory, respectively.

### 1. INTRODUCTION

Efficient computing for large-scale graph-structured data is central to a broad spectrum of data-intensive applications [1]. While there are massive studies for large-scale graph analysis, we can primarily classify them into two groups: in-memory and out-of-core graph systems. The out-of-core graph systems read a subset of the graph data in the local main memory and process the data in an on-disk fashion while maintaining whole graph data in the underlying storage. In contrast, the in-memory graph systems such as distributed memory graphs [2] and shared memory graphs [3] [4] analyze the entire set of graph-structured data with only their working memory. While distributed data in distributed remote memory can use cache scalable memory spaces, this approach is limited to a specific purpose and exhibits the high total cost ownership of shared memory. To achieve high performance with low communication and scalability costs, many studies have turned back to analyzing graphs on a single machine that uses storage as shared memory [5]. In this case, recent studies report that processing data with a shared memory subsystem outperforms device distributed graph systems thanks to their efficiency and lightweight processing [6]. In addition, many commercially available single node servers are expected to accommodate a billion edges [7], making the shared memory graphs a viable need to diverse analysis applications. In this work, we focus on analyzing the shared memory graph systems, and then, this work calls them in-memory graph systems interchangeably. Since the size of most enterprise DRAMs is greater than that of a raw graph, diverse algorithms and analysis results in its native runtime to use in-memory graph systems [7]. However, we observe that the actual runtime memory requirement for processing a graph is 6.1x higher than what its raw graph data needs, which makes the target system out-of-memory during memory graph analysis.

As a result, our PMEM-enabled Ligra exhibits 4.41x higher bandwidth than a co-located DRAM-only Ligra. The latency of our PMEM-enabled Ligra is also 30% and 67% shorter than that of Ligra using PMEM with the memory mode and app-direct mode, respectively.

### II. MOTIVATION FOR PERSISTENT MEMORY

**A. Graphs for In-Memory**  
All in-memory graph frameworks first require loading the data, called *raw graph*, from the underlying storage to the

# Slow is Fast: Rethinking In-Memory Graph Analysis with Persistent Memory

*Hanyeoreum Bae*<sup>1</sup>, Miryeong Kwon<sup>1</sup>, Donghyun Gouk<sup>1</sup>, Sanghyun Han<sup>1</sup>,  
Sungjoon Koh<sup>1</sup>, Changrim Lee<sup>1</sup>, Dongchul Park<sup>2</sup>, and Myoungsoo Jung<sup>1</sup>

KAIST<sup>1</sup>, Sookmyung Women's University<sup>2</sup>

Computer Architecture and Memory systems Laboratory

**KAIST EE**



**CAMELab**

